- Страна
- США
- Зарплата
- 120 000 $ – 150 000 $
Откликайтесь
на вакансии с ИИ

Senior FPGA Verification Engineer
Отличная вакансия в инновационной аэрокосмической компании с прозрачным диапазоном зарплаты, опционами и сильным социальным пакетом. Работа над критически важными государственными проектами обеспечивает высокую стабильность и профессиональный престиж.
Сложность вакансии
Высокая сложность обусловлена строгими требованиями к знанию UVM и COCOTB, а также необходимостью соответствия критериям для получения допуска к секретным работам США. Роль требует глубокой экспертизы в верификации критически важных систем для аэрокосмической отрасли.
Анализ зарплаты
Предложенная зарплата ($120k - $150k) находится в пределах рыночной нормы для Senior FPGA инженеров в США, хотя для топовых аэрокосмических хабов верхняя планка может быть выше. Наличие опционов (Equity Grants) значительно повышает общую ценность компенсационного пакета.
Сопроводительное письмо
I am writing to express my strong interest in the Senior FPGA Verification Engineer position at Ursa Major. With over five years of experience in SystemVerilog and UVM, combined with a deep proficiency in Python-based verification using COCOTB, I am confident in my ability to contribute significantly to your Avionics development team. My background in architecting comprehensive test benches and executing complex simulation strategies aligns perfectly with your mission to revolutionize high-performance propulsion systems.
Throughout my career, I have developed a rigorous approach to functional and code coverage, ensuring that critical aerospace systems meet the highest standards of reliability. I am particularly drawn to Ursa Major's innovative culture and the opportunity to work on cutting-edge defense systems. I look forward to the possibility of bringing my technical expertise in ASIC/FPGA verification to your motivated team and helping solve the most urgent national security challenges.
Составьте идеальное письмо к вакансии с ИИ-агентом

Откликнитесь в ursamajor уже сейчас
Присоединяйтесь к команде Ursa Major и создавайте будущее аэрокосмических технологий уже сегодня!
Описание вакансии
The future of aerospace and defense starts here.
Ursa Major was founded to revolutionize how America and its allies access and apply high-performance propulsion, from hypersonics to solid rocket motors, satellite maneuvering and launch. We design and deliver propulsion and defense systems that solve the most urgent and critical national security demands.
Our products and technologies require an extraordinary team. A team that will mold tomorrow’s technologies while deploying today’s best. We are an intrinsically motivated team that has a passion for solving problems and empowering each other every day to develop our skills, knowing that there is always room for growth.
As a Senior ASIC/FPGA Verification Engineer, you will be an integral part of the Avionics development team. You will architect, develop and execute test benches, verify requirements, collect functional and code coverage metrics, and prepare design review materials.
Responsibilities:
- Architect and generate ASIC/FPGA test benches
- Generate test cases and run simulations to verify the functionality of ASIC/FPGA code
- Generate and perform testing on target hardware as part of post-silicon validation or integrated test environment (Hardware in the Loop)
- Collect functional and code coverage metrics
- Validate and verify ASIC/FPGA requirements
- Help debug ASIC/FPGA design and/or test issues
- Prepare materials for peer reviews and major program design reviews
Required Qualifications:
- 5+ years’ experience with SystemVerilog Universal Verification Methodology (UVM), Pyuvm or similar verification methodology
- Experience with COCOTB and python-based HDL simulations
- Experienced in running ASIC/FPGA simulations using QuestaSim, VCS, Riviero-Pro, or Verilator
- Experienced in collecting ASIC/FPGA coverage metrics
- Experienced in defining test plans, generating test cases and testbench components
- Experienced in writing VHDL, Verilog or SystemVerilog code for ASIC/FPGA design
- Experience in Python scripting, simulations and tool development
Preferred Experience:
- ASIC/FPGA design experience
- Digital circuit design experience
- Experience with constrained random test benches
- Experienced with assertion-based simulations
- Experience validating DSP-centric designs
- Experience running back-annotated ASIC/FPGA simulations
Colorado law requires us to tell you the base compensation range of this role, which is $120,000 - $150,000, determined by your education, experience, knowledge, skills, and abilities. The salary range for this role is intentionally wide as we are evaluating individuals based on their unique experience and abilities to fit our needs. Most importantly, we are excited to meet you, and see if you are a great fit for our team. What we can’t quantify for you are the exciting challenges, supportive team, and amazing culture we enjoy.
Benefits Include: (Please note, Interns are not eligible for benefits)
- Unlimited PTO - Vacation, Sick, Personal, and Bereavement
- Paid Parental and Adoptive Leave
- Medical, Dental and Vision Insurance
- Tax Advantage Accounts (HSA/FSA)
- Employer Paid Short and Long Term Disability, Basic Life, AD&D
- Additional Benefit Options Including Voluntary Life and Emergency Medical Transport
- EAP Program
- Retirement Savings Plan - 401k with Company Match
- Equity Grants in the Company
How To Apply:
Interested candidates are encouraged to apply by filling out the application below and clicking "Submit Application". This position will be posted for a minimum of 3 days and will remain open until filled or adjusted based on the volume of applicants.
NOTE: Research suggests that women and BIPOC individuals may self-select out of opportunities if they don't meet 100% of the job requirements. We encourage anyone who believes they have the skills and the drive necessary to succeed here to apply for this role.
US CITIZENSHIP, PERMANENT RESIDENCY, REFUGEE OR ASYLUM STATUS IS REQUIRED.
Eligibility to obtain and maintain a U.S. Security Clearance.
We’re an equal-opportunity employer. You will be considered for employment without attention to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran, or disability status.
No outside recruiters, please.
Создайте идеальное резюме с помощью ИИ-агента

Навыки
- Python
- FPGA
- DSP
- ASIC
- Verilog
- SystemVerilog
- VHDL
- UVM
- VCS
- QuestaSim
- CocoTB
- Verilator
Возможные вопросы на собеседовании
Проверка глубоких знаний основного фреймворка верификации, указанного в требованиях.
Расскажите о вашем опыте построения архитектуры тестового окружения на базе UVM с нуля: с какими сложностями вы сталкивались?
Вакансия делает упор на современные инструменты верификации на базе Python.
В каких сценариях вы предпочтете использовать COCOTB вместо традиционного SystemVerilog UVM и почему?
Для аэрокосмической отрасли критически важна полнота тестирования.
Как вы определяете стратегию сбора метрик покрытия (functional & code coverage) для сложных DSP-центричных дизайнов?
Позиция предполагает работу с реальным оборудованием.
Опишите ваш опыт проведения Hardware-in-the-Loop (HIL) тестирования и отладки проблем на реальном железе.
Проверка навыков написания кода для самих FPGA/ASIC.
Каков ваш опыт в RTL-разработке на VHDL/Verilog и как это помогает вам в процессе верификации?
Похожие вакансии
Senior Embedded Software Engineer (Microcontrollers, C/C++)
Senior Embedded Software Engineer (Microcontrollers, C/C++)
Senior Electronic Hardware / FPGA Engineer
Senior Mixed-Signal Behavioral Modeling Engineer
Senior Wireless Firmware Engineer
Senior Software Engineer - Flight Software
1000+ офферов получено
Устали искать работу? Мы найдём её за вас
Quick Offer улучшит ваше резюме, подберёт лучшие вакансии и откликнется за вас. Результат — в 3 раза больше приглашений на собеседования и никакой рутины!
- Страна
- США
- Зарплата
- 120 000 $ – 150 000 $